1,300 views

2 Answers

Best answer
3 3 votes

5 is the ans...

GLITCH is an unwanted pulse that may occur in a circUIT

LET THE OUTPUT OF Q WILL BE SPECIFIC FOR SOME OF THE INPUTS OF A,B,C...

AND ONLY NOT GATE IS ABLE TO CHANGE THE BEHAVIOUR OF THE OTHER GATES....

HERE

1       .THE NOT GATE(FOR A INPUT) WILL CHANGE ITS BEHAVIOUR AND PROPAGATE THROUGH THE AND GATE TO PRODUCE OUTPUT IN   (6+10)=16NS

2.      AT THE SAME TIME OR GATE WILL GIVE ITS OUTPUT IN= 11 NS

SO GLITCH TIME=16-11=5NS

READ THIS :

http://sce2.umkc.edu/csee/hieberm/281_new/lectures/simplification/HazardsAndGlitches.html

CORRECT ME IF THERE IS ANY BATTER WAY TO ANSS

• selected by
0 0 votes
Since there is a difference of 5 nS between delay in propagation of signal via both input lines of NOR gate(which gives Q as output) starting from A. So like Tauhin I also think the answer should be option (a).
Position:
Show:

Related questions

2 2 votes
4 answers 4 answers
1.6k
1.6k views
sh!va asked Feb 22, 2017
1,560 views
  In the following circuit, Y can be expressed as :$\text{Y = BC + A}$$\text{Y = AC}' + \text{BC}$$\text{Y = C}$$\text{Y = B}$
11 11 votes
5 answers 5 answers
7.8k
7.8k views
go_editor asked Jul 1, 2016
7,847 views
Consider the logic circuit given below.The inverter, AND and OR gates have delays of $6, 10$ and $11$ nanoseconds respectively. Assuming that wire delays are negligible, ...
7 7 votes
3 3 answers
5.2k
5.2k views
go_editor asked Jul 1, 2016
5,192 views
The output of a tristate buffer when the enable input in $0$ isAlways $0$Always $1$Retains the last value when enable input was highDisconnected state
6 6 votes
6 answers 6 answers
5.6k
5.6k views
go_editor asked Jul 1, 2016
5,596 views
Consider the logic circuit given below:$\text{Q =}$ __________?$\overline{\text{A}} \text{C} + \text{B} \overline{\text{C}} +\text{CD}$$\text{ABC} + \overline{\text{C}} \...