• edited by
4,646 views
4 4 votes

The Memory Address Register

  1. is a hardware memory device which denotes the location of the current instruction being executed.
  2. is a group of electrical ckt, that performs the intent of instructions fetched from memory
  3. contains the address of the memory location that is to be read from or stored into
  4. contains a copy of the designated memory location specified by the MAR after a "read" or the new contents of the memory prior to a "write"

4 Answers

Best answer
7 7 votes
A MAR  is a CPU register that either stores the memory address from which data will be fetched to the CPU or the address to which data will be sent and stored. Thus, MAR holds the memory location of data that needs to be accessed.

Therefore option C
• selected by
2 2 votes

Memory Address Register (MAR)

  • MAR ka kaam hai memory ke kisi bhi location ka address store karna, jahan se data ko read ya write kiya jaana hai.
  • Jab CPU ko kisi memory location se data padhne ya likhne ki zarurat hoti hai, toh MAR woh address rakhta hai.

Example: Agar aapke program ko memory location 5000 se data padhna hai, toh MAR mein 5000 store hoga.

0 0 votes

In a computer, the Memory Address Register (MAR) is a CPU register that either stores the memory address from which data will be fetched to the CPU or theaddress to which data will be sent and stored. In other words, MAR holds thememory location of data that needs to be accessed.

reference::https://en.wikipedia.org/wiki/Memory_address_register

0 0 votes

Read these meticulously.

  • Memory Address Register (MAR) holds the address of the memory location whose data is to be required by the current instruction, or where the data generated by the current instruction will be kept. (OPTION C)
     
  • Program Counter (PC) holds the address of the next instruction that is to be fetched.
     
  • Instruction Register contains the actual instruction (NOT THE ADDRESS OF IT) that is being executed.
Answer:
Position:
Show:

Related questions

3 3 votes
2 answers 2 answers
6.2k
6.2k views
go_editor asked Jun 12, 2016
6,153 views
Which of the following architecture is/are not suitable for realising SIMD?Vector processorArray processorVon NeumannAll of the above
4 4 votes
4 answers 4 answers
7.0k
7.0k views
go_editor asked Jun 12, 2016
6,992 views
The ability to temporarily halt the CPU and use this time to send information on buses is calleddirect memory accessvectoring the interruptpollingcycle stealing
7 7 votes
4 answers 4 answers
6.4k
6.4k views
go_editor asked Jun 12, 2016
6,364 views
An interrupt in which the external device supplies its address as well as the interrupt requests is known asvectored interruptmaskable interruptnon maskable interruptdesi...
4 4 votes
4 4 answers
5.5k
5.5k views
jaiganeshcse94 asked Jun 1, 2016
5,503 views
The TRAP is one of the interrupts available in $\textsf{INTEL 8085}.$ Which one of the following statements is true of TRAP ?it is level triggeredit is negative edge trig...