207 views
0 0 votes

Tag field size is ‘x’ bits in a 2 way block set associative mapped cache memory. The tag field size (in bits) when the system is upgraded to 8 way block set associative mapped cache (while keeping the memory capacity and block size unchanged) is

Options:

  • X + 8

  • X + 9

  • X + 3

  • X + 2

1 Answer

0 0 votes

 

 

Let say cache block size is = 2^b byte --> bit  required = b bits
Number of block in the cache = 2^m --> bits required = m bits 
Associativity = 2^1 
Hence  in set no  field bits requered = log (2^m/2^1) = m-1

TAG (x bits)SET NO(m-1)BLOCK OFFSET(b bits)


Now current associativity = 8 =2^3

Hence  in set no  field bits requered = log (2^m/2^3) = m-3
 

TAG (ybits)SET NO (m-3)BLOCK OFFSET(b)

 

 

Now we can equate , x + (m - 1) = y+ (m-3)

                                     y = x + m - 1 - m + 3

                                    y = x + 2  ANS --> (D)


 

 

Position:
Show:

Related questions

0 0 votes
0 0 answers
145
145 views
Vishnu__ asked Jan 20
145 views
A magnetic surface has 256 tracks (T₀ to T₂₅₅), 128 sectors/track (S₀ to S₁₂₇) and each sector data storage capacity is 512 Bytes (B₀ to B₅₁₁). In the entire surface, let...
0 0 votes
1 1 answer
418
418 views
Vishnu__ asked Jan 20
418 views
A DMA controller is used to make data transfer in burst mode. To transfer the data size of 780 KB (1 KB = 1024 Bytes); minimum number of bus grant signals that can be iss...
0 0 votes
0 0 answers
1.5k
1.5k views
rahul sharma 5 asked May 24, 2017
1,464 views
Question 1:- Consider a 32-bit microprocessor that has an on-chip 16-KByte four-way set-associativecache. Assume that the cache has a line size of four 32-bit words. Draw...
2 2 votes
1 answers 1 answer
1.0k
1.0k views
Sarvottam Patel asked Jan 11, 2017
1,020 views
The width of the physical address on a machine is 40 bits. The width of the tag field in a 512 KB 8-way set associative cache is ?