Register

5 stage pipelined cpu has the following sequence of stages IF,RD,EX,MAA,WB
closed

• closed by
316 views
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

688
views
1 answers
0 votes
kathan Mistry asked Aug 9, 2022
688 views
In a pipelined architecture Static branch prediction is used with branch taken assumption. Assume that 30% of the instructions executed for a program are branch instructions. Each stage has 2 nsec delay. Average Execution time(in nsec) if 80 % of the instructions are taken?
In a pipelined architecture Static branch prediction is used with branch taken assumption. Assume that 30% of the instructions executed for a program are branch ... Execution time(in nsec) if 80 % of the instructions are taken?
User Avatar
2.8k
views
1 answers
1 votes
Vinay Yadav asked Dec 2, 2015
2,789 views
An instruction pipeline has five stages where each stage takes 2 nano seconds..
An instruction pipeline has five stages where each stage takes 2 nano seconds and all instructions uses all 5 stages .There are 20% instructions. Branch instruction are not ... milli second.(C) 2.96 nano second.(D) 3.34 nano second.
User Avatar
1.2k
views
2 answers
0 votes
Shefali asked Sep 22, 2015
1,230 views
If the initial stage of mod-11 counter is 0110, then what will be the counting sequence for next 24 clock pulses?
If the initial stage of mod-11 counter is 0110, then what will be the counting sequence for next 24 clock pulses?What will be counting sequence for the next 17 ... pulses if the counter is mod-16 down counter and the initial value is 1110?
User Avatar
3.5k
views
0 answers
1 votes
rahuldb asked Nov 10, 2016
3,532 views
Write the control sequence for the following instructions of a 3-bus cpu organization MUL R2,R3,R4 // R4= R2*R3
Please show working in answer
User Avatar
Link Copied!