Register

5 stage pipelined cpu has the following sequence of stages IF,RD,EX,MAA,WB
closed

• closed by
301 views
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
kathan Mistry asked Aug 9, 2022
631 views
In a pipelined architecture Static branch prediction is used with branch taken assumption. Assume that 30% of the instructions executed for a program are branch instructions. Each stage has 2 nsec delay. Average Execution time(in nsec) if 80 % of the instructions are taken?
In a pipelined architecture Static branch prediction is used with branch taken assumption. Assume that 30% of the instructions executed for a program are branch instructi...
User Avatar
0 votes
0 votes
2 answers
3
Shefali asked Sep 22, 2015
1,145 views
If the initial stage of mod-11 counter is 0110, then what will be the counting sequence for next 24 clock pulses?
If the initial stage of mod-11 counter is 0110, then what will be the counting sequence for next 24 clock pulses?What will be counting sequence for the next 17 clock puls...
User Avatar
1 votes
1 votes
0 answers
4
rahuldb asked Nov 10, 2016
3,482 views
Write the control sequence for the following instructions of a 3-bus cpu organization MUL R2,R3,R4 // R4= R2*R3
Please show working in answer
User Avatar
Link Copied!