2,839 views
6 votes
6 votes
You are given a non-pipelined processor design which has a cycle time of 10ns and average CPI(cycle per instruction) of 1.4.The designers pipelined it into 5 stages with stage timing of 1ns,1.5ns,4ns,3ns,0.5ns, Each pipelined stage added also adds 20ps due to resister setup delay.If pipeline stalls 20% of the time for 1 cycle and 5% of time for 2 cycles(these occurrences are disjoint).what is speedup compared to the original processor?

1 Answer

Best answer
9 votes
9 votes

Time to execute one instruction in when non-pipelined = old_CPI * cycle_time = 1.4*10

After pipelining the same architecture :

CPI will increase from 1.4, because of stalling in the pipeline as given in the question.

Calculate stalls per instruction : $0.2*1 + 0.05*2 + 0.75*0 = 0.3$

So, avg CPI = original base CPI + stalls per instruction = 1.4 + 0.3 = 1.7

In this case Time to execute one instruction ( piplined ) = new_CPI * cycle_time = 1.7 * (4ns + 20ps) = 1.7*4.02

SPEED_UP = $\frac{1.4*10}{1.7*4.02} = 2.048$

selected by

Related questions

410
views
1 answers
0 votes
DAWID15 asked Dec 26, 2022
410 views
So I know pipelining has 5 stages: IF, ID, EX, MA, WB.Now the question is if I have a program of few instruction which has both ALU operation and LOAD/store operation in ...
845
views
3 answers
2 votes
Souvik33 asked Dec 16, 2022
845 views
MSQWhich among the following statements is/are TRUE for a pipelined RISC computer.PC is usually incremented during Instruction Cycle (IF,ID)PC may be incremented during ...
724
views
0 answers
0 votes
anas_2908 asked Oct 21, 2022
724 views
ADD R1,R2,R3SUB R2,R1,R7BNEQZ R5,L1MUL R8,R9,R3DIV R6,R8,R7L1:-LOAD R4, 2(R6)SUB R10,R4,R11 for the above sequence of instructions draw time and space diagram to find out...
1.2k
views
1 answers
0 votes
Swarnava Bose asked Jul 2, 2022
1,223 views
In a pipeline the maximum ideal speed-up is 5. Let the percentage of unconditional branches in a set of typical program be 5% and that of conditional branches be 10%. If ...