#co

papesh asked Sep 1, 2016

318 views

3 votes

what is virtually indexed cache ?? and for what purpose it has been used ??

not getting this diagram...

papesh asked Sep 1, 2016

papesh

318 views

See all

1 1 comment

focus _GATE

commented Sep 2, 2016

I also need the explanation for the same

0 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

0 answers

`JEET asked Dec 18, 2018

266 views

#CO #2-Level Memory Hierarchy
What should be the answer and explanation for this question? https://gateoverflow.in/?qa=blob&qa_blobid=12048400696649494741

What should be the answer and explanation for this question?https://gateoverflow.in/?qa=blob&qa_blobid=12048400696649494741

`JEET

266 views

`JEET asked Dec 18, 2018

0 votes

1 answer

Gate Fever asked Nov 28, 2018

557 views

#CO DOUBT_RC Test series
pls explain!

pls explain!

Gate Fever

557 views

Gate Fever asked Nov 28, 2018

CO and Architecture
co-and-architecture
disk
doubt
raman-classes-test-series

+ –

2 votes

1 answer

iarnav asked Oct 5, 2018

1,645 views

#CO DMA modes and % of time CPU stays idle.
Consider y μs is cycle time / transfer time (for memory) x μs is data transfer time / preparation time (for disk) then % of time CPU idle in CYCLE STEALING MODE is = y/x and % of time CPU idle in Burst MODE is = (y)/(x+y) May someone please explain how is this Cpu idle time is calculated in both cycle stealing time and burst mode

Consider y μs is cycle time / transfer time (for memory) x μs is data transfer time / preparation time (for disk) then % of time CPU idle in CYCLE STEALING MODE is ...

iarnav

1.6k views

iarnav asked Oct 5, 2018

CO and Architecture
co-and-architecture
dma

+ –

0 votes

0 answers

iarnav asked Sep 21, 2018

855 views

#CO pipeline doubt
Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below: What is the number of cycles needed to execute the following loop? For (i=1 to 2){I1; I2; ... stage, the current instruction(I4) cannot execute a given stage P.S.- Refer here- https://gateoverflow.in/244642/%23co-gate-2009-self-doubt

Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below: What is the number of...

iarnav

855 views

iarnav asked Sep 21, 2018

CO and Architecture
co-and-architecture
pipelining
doubt

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

1 1 comment reply

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

1 1 comment