Register

flip flop

422 views
3 votes
3 votes
1. The output of a flip flop changes once the input changes

2.  Flip flop is a typical synchronous astable device  device

which of the following is true

a) only 1   b)only 2   c)both 1 and 2  d) neither
User Avatar

1 Answer

Best answer
3 votes
3 votes

A is False ==> Output of FlipFlop depends on input and Clock edge.

Even if the input changes without clock edge then it doesn't affect output.

B is False ==> FlipFlop is bistable device as it can have two states 0 or 1.

Option D.

• selected by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

295
views
0 answers
0 votes
Gaurav Kumar2002 asked Jan 27, 2023
295 views
when i make excitation table of any flip flop i saw sometimes we write Q left side of A, B and sometimes right side of A,B what is the meaning of this plz tell me
like :Q A B A B Q 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 0 1 1
User Avatar
898
views
1 answers
0 votes
niks77 asked Jan 10, 2022
898 views
Applied Gate Test Series : T-Flip and D flip flop with xor
Here At the time t0 the initial state is 00 and after first clock the state become 10 (Q1,Q0) here Q1 is clock to Dflip – flop and because of that we are getting the ou...
User Avatar
1.6k
views
1 answers
0 votes
Aman27104 asked Jan 7, 2022
1,609 views
DESIGN A COUNTER WITH THE FOLLOWING BINARY SEQUENCE 0,4,2,1,6 AND REPEAT. USE JK FLIP FLOP
Design a counter with the following binary sequence 0,4,2,1,6 and repeat. Use jk flip flop
User Avatar
1.4k
views
1 answers
1 votes
srestha asked May 16, 2019
1,384 views
Made Easy Test Series:Flip-Flop
A Finite State Machine(FSM) is implemented using the D-FFs A and B with logic gates as shown below. The four possible states of FSM are $Q_{A}Q_{B}=00,01,10,11$.Assume th...
User Avatar
Link Copied!