edited by
13,878 views
39 votes
39 votes

The microinstructions stored in the control memory of a processor have a width of $26$ bits. Each microinstruction is divided into three fields: a micro-operation field of $13$ bits, a next address field $(X),$ and a MUX select field $(Y).$ There are $8$ status bits in the input of the MUX.

How many bits are there in the $X$ and $Y$ fields, and what is the size of the control memory in number of words?

  1. $10, 3, 1024$
  2. $8, 5, 256$
  3. $5, 8, 2048$
  4. $10, 3, 512$
edited by

2 Answers

Best answer
55 votes
55 votes
$x + y + 13 = 26  \rightarrow (1)$
$y = 3$  $(y)$ is no of bits used to represent 8 different states of multiplexer $ \rightarrow (2)$
$x$ is no of bits required represent size of control memory
$x = 10$ from $(1)$ and $(2)$

$\therefore$ Size of control memory $= 2^x = 2^{10}= 1024$

Correct Answer: $A$
edited by
2 votes
2 votes
The number of bits in Control memory =26.
From the given data each instruction divided into op field (13)+X(next address field)+Y(MUX)
8(23) status bits in the inputs of the MUX then three bits in the MUX select field.
No. of bits in control memory next address field=26-13-3 =10
size of the control memory in number of words is 210=1024 words
Answer:

Related questions

20.0k
views
4 answers
59 votes
go_editor asked Apr 24, 2016
20,040 views
Consider the following program segment for a hypothetical CPU having three user registers $R_1, R_2$ and $R_3.$\begin{array}{|l|l|c|} \hline \text { ... $24$23$20$
20.9k
views
3 answers
36 votes
Kathleen asked Sep 18, 2014
20,925 views
A 4-stage pipeline has the stage delays as $150$, $120$, $160$ and $140$ $nanoseconds$, respectively. Registers that are used between the stages have a ... }$\text{160.5 microseconds}$\text{165.5 microseconds}$\text{590.0 microseconds}$
27.9k
views
10 answers
52 votes
Kathleen asked Sep 18, 2014
27,876 views
A hard disk with a transfer rate of $10$ Mbytes/second is constantly transferring data to memory using DMA. The processor runs at $600$ MHz, and takes $300$ and $900$ clock ... $1.0\%$0.5\%$0.1\%$
15.7k
views
3 answers
17 votes
Kathleen asked Sep 18, 2014
15,680 views
Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The number of cache ... $.$2$3$4$5$