Register

Pipeline

• retagged by
1,545 views

1 Answer

Best answer
4 4 votes
CPI of ideal pipeline is 1

That means it can execute 1 instruction in one cycle

1 cycle is taking max(2,2,3,1,2) = 3 unit time

SO throughtput = $\frac{instruction}{time}=\frac{1}{3}=0.334$
• selected by
Voting & Accepting an answer helps improve the community
Answer:
← Previous · Compiler Design, Num...Next → · Go Back N
← Previous in category · Computer Architectur...Next in category → · programme running ti...
Position:
Show:

Related questions

78 78 votes
11 answers 11 answers
33.5k
33.5k views
go_editor asked Sep 28, 2014
33,488 views
GATE CSE 2014 | Set 1 | Question: 43
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
197 197 votes
9 answers 9 answers
77.3k
77.3k views
Kathleen asked Sep 22, 2014
77,335 views
GATE CSE 2005 | Question: 68
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...
74 74 votes
4 answers 4 answers
35.4k
35.4k views
Kathleen asked Sep 12, 2014
35,356 views
GATE CSE 2008 | Question: 36
Which of the following are NOT true in a pipelined processor?Bypassing can handle all RAW hazardsRegister renaming can eliminate all register carried WAR hazardsControl h...
0 0 votes
1 1 answer
1.4k
1.4k views
shima abdullah asked Jun 27, 2022
1,379 views
Pipeline Architecture
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...