Log In
2 votes

Clock Q0 Q1 Q2 State
  0 0 0 0
1 1 0 0 1
2 0 1 0 2
3 1 1 0 3
4 0 0 1 4
5 1 0 1 5

At clock t5 or lets say after 5 clock pulses Q0 and Q2 becomes 1 and through NAND gate they will become 0 and since preset is active low will set the contents to 000

Doubt - When will this happen? In clock t5 only? or in the next clock t6. What is the significance of connecting clock with NAND gate?

If the output is cleared in t5 only then MOD will be 5 if it happens in t6 then MOD will be 6.

Ideally we clear the flip flops in the same clock and hence 101 will not be a state. So the counter should be MOD-5 I guess. But does connecting clock to the gate play any significance role?

 Doubt is similar to the one of the gate questions asked prviously :

in Digital Logic
retagged by

@Praveen Sir  Could you please help with question? It is similar to the one you solved here -

clk will be 0 only because flip flop is triggered by negative clock.

i am also confused that whether it will be mod 5 or mod 6
it should be 5 as it is asyn.  counter and next state won't last untill the next clock pulse applied. it will be resetted in same clock itself.

made easy explanation

1 Answer

0 votes
How can you say pr is preset or clear. pr is active low but saying it is preset gives mod value 8. I have doubt regarding whether it is preset or clear? You'll thankful if you help me?

Related questions

1 vote
1 answer
Consider the complemented circuit shown below: If the initial value of the output Q1 Q0 is 00, then the next three values of Q1 Q0 are:- 10,01,01,00 10,01,11,00 10,01,00,01 10,01,10,00 Doubt:- I am getting a sequence which is not matching with any of the option
asked Nov 8, 2017 in Digital Logic akb1115 338 views
0 votes
0 answers
Qn) Ripple counter with preset works as? QN- 2) Construction of Decoder 4:16? QN- 3) 4 JK Flip-flops with high input. The frequency at output?
asked Aug 25, 2017 in Digital Logic POOJAN SHAH 304 views
0 votes
2 answers
A switch-tail ring counter is made by using a single D FF. The resulting circuit is (a) SR flip-flop (b) JK flip-flop (c) D flip-flop (d) T flip-flop
asked Dec 26, 2015 in Digital Logic Payal Rastogi 4.3k views
1 vote
0 answers
This is a question in Made Easy sheet and is related to Master Slave JK Flip Flop. I understand the solution but while trying to get the answer using the timing diagram The answer I get is different from that in the option(00,01,11,10,00). Please verify my timing diagram shown in image and correct me where I am wrong
asked Aug 1, 2017 in Digital Logic Aastha Mishra 245 views