retagged by
2,320 views
1 votes
1 votes

A 5 stage pipelined processor has instruction fetch (IF), operand fetch (OF). Instruction decode (ID), perform operation (PO) and Write operand (WO) stages. The IF, ID, OF and WO stages takes 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instruction, 2 clock cycles for MUL instruction and 4 clock cycles for DIV instructions respectively. The number of clock cycles needed to execute the following sequence of instruction where operand forwarding from WO to PO and PO to OF is used

retagged by

1 Answer

Best answer
4 votes
4 votes
  1 2 3 4 5 6 7 8 9 10 11 12
I1 IF ID OF PO WO              
I2   IF ID OF PO PO WO          
I3     IF ID   X OF PO WO        
I4       IF   X  ID OF PO PO PO PO WO

Total cycles=12

selected by

Related questions

479
views
1 answers
1 votes
learner_geek asked Oct 15, 2017
479 views
Give answer for question no. 12please! provide detailed answer.
1.8k
views
1 answers
1 votes
srestha asked Feb 4, 2017
1,758 views
The following sequence of instruction is executed in a basic 5 stage pipelined processor (S1, S2, S3, S4, S5). Assume that data dependency present in the ... of instructions must be inserted to achieve CPI = 1 by using operand forwarding.
21.6k
views
1 answers
17 votes
dd asked Jan 8, 2017
21,583 views
A $5$ stage pipelined processor has the following stages:$IF$ : instruction fetch$ID$ : instruction decode$EX$ : execute$MA$ : memory access$WB$ : ... No. of cycles needed to execute these instructions using operand forwarding?
280
views
1 answers
0 votes
Deepak9000 asked Nov 5, 2023
280 views
I have a Self doubt question on Operand Forwarding . The data forwarded should be done in EX-EX stage or Mem-EX ? Which one to follow and when ?Using EX-EX we require less no. of cycles.