• edited by
61,707 views
145 145 votes

Consider a $2$-way set associative cache with $256$ blocks and uses $\text{LRU}$ replacement. Initially the cache is empty. Conflict misses are those misses which occur due to the contention of multiple blocks for the same cache set. Compulsory misses occur due to first time access to the block. The following sequence of access to memory blocks :

      $\big \{0,128,256,128,0,128,256,128,1,129,257,129,1,129,257,129 \big \}$

is repeated $10$ times. The number of conflict misses experienced by the cache is _________ .

11 Answers

1 1 vote

The following sequence of access to memory blocks: is repeated 10 times.

 

Answer:
Position:
Show:

Related questions

89 89 votes
12 answers 12 answers
28.9k
28.9k views
Arjun asked Feb 14, 2017
28,922 views
A cache memory unit with capacity of $N$ words and block size of $B$ words is to be designed. If it is designed as a direct mapped cache, the length of the $\textsf{TAG}$...
0 0 votes
4 answers 4 answers
2.6k
2.6k views
Bikram asked May 27, 2017
2,646 views
Consider a $2$ – way set associative cache memory with $4$ sets and total $8$ cache blocks $(0 – 7)$. Main memory has $64$ blocks $(0 - 63)$. If LRU policy is used for re...
75 75 votes
9 answers 9 answers
40.4k
40.4k views
Kathleen asked Sep 13, 2014
40,440 views
The access times of the main memory and the Cache memory, in a computer system, are $500$ n sec and $50$ nsec, respectively. It is estimated that $80\%$ of the main memor...
172 172 votes
12 answers 12 answers
40.7k
40.7k views
Arjun asked Feb 14, 2017
40,652 views
Consider a two-level cache hierarchy with $L1$ and $L2$ caches. An application incurs $1.4$ memory accesses per instruction on average. For this application, the miss rat...