DIGITAL LOGIC DESIGN

Question

Answer 1

ABOVE CIRCUIT GIVES

w'+w'z+z'xy

=w'(1+z)+z'xy

=w'+z'xy

so no need of gate no 2  i.e w'z      is redundant