• retagged by
560 views

2 Answers

0 0 votes
obviously 4 stalls in general cases cant say if there is special case or what is asked in question. but generally go with 4 stalls
Position:
Show:

Related questions

80 80 votes
11 answers 11 answers
34.2k
34.2k views
go_editor asked Sep 28, 2014
34,159 views
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
201 201 votes
9 answers 9 answers
79.5k
79.5k views
Kathleen asked Sep 22, 2014
79,460 views
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...
74 74 votes
4 answers 4 answers
36.1k
36.1k views
Kathleen asked Sep 12, 2014
36,136 views
Which of the following are NOT true in a pipelined processor?Bypassing can handle all RAW hazardsRegister renaming can eliminate all register carried WAR hazardsControl h...
1 1 vote
0 0 answers
522
522 views
Vicky rix asked Jul 18, 2017
522 views
Will a RAW hazard always cause the pipeline to stall ??? NO right ?Here though we have RAW hazard it doesnot need to stall the pipeline .. right ???