retagged by
10,538 views
22 22 votes

Arrange the following configuration for CPU in decreasing order of operating speeds:

Hard wired control, Vertical microprogramming, Horizontal microprogramming.

  1. Hard wired control, Vertical microprogramming, Horizontal microprogramming.

  2. Hard wired control, Horizontal microprogramming, Vertical microprogramming.

  3. Horizontal microprogramming, Vertical microprogramming, Hard wired control.

  4. Vertical microprogramming, Horizontal microprogramming, Hard wired control.

2 Answers

Best answer
43 43 votes
Hard wired control involves only hardware, whereas microprogramming is software approach. So, hardwire control should be faster than both microprogramming approaches.

Between vertical and horizontal microprogramming. Horizontal is faster because in this control signals are not encoded whereas in vertical microprogramming to save memory signals are encoded. So, it takes less time in horizontal microprogramming because decoding of signals is not required. Therefore, final order is :

hard wired control > horizontal microprogramming > vertical microprogramming

Correct Answer: $B$
edited by
4 4 votes
Answer: B
Answer:
Position:
Show:

Related questions

43 43 votes
6 answers 6 answers
16.8k
16.8k views
Kathleen asked Sep 23, 2014
16,807 views
The number of binary strings of $n$ zeros and $k$ ones in which no two ones are adjacent is$^{n-1}C_k$$^nC_k$$^nC_{k+1}$None of the above
79 79 votes
5 answers 5 answers
25.6k
25.6k views
Kathleen asked Sep 23, 2014
25,601 views
A certain processor supports only the immediate and the direct addressing modes. Which of the following programming language features cannot be implemented on this proces...
52 52 votes
7 answers 7 answers
18.8k
18.8k views
Kathleen asked Sep 23, 2014
18,800 views
The main difference(s) between a CISC and a RISC processor is/are that a RISC processor typicallyhas fewer instructionshas fewer addressing modeshas more registersis easi...
43 43 votes
5 answers 5 answers
11.3k
11.3k views
Kathleen asked Sep 23, 2014
11,321 views
Consider the following program fragment in the assembly language of a certain hypothetical processor. The processor has three general purpose registers $R1, R2$ and $R3$....