Register

[Self Doubt] previous year explanation

• edited by
434 views

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · nptelNext → · Compiler design
← Previous in category · endianNext in category → · PRACTICE PAPER
Position:
Show:

Related questions

1 1 vote
0 0 answers
2.2k
2.2k views
Cpt.Nemo143 asked Nov 17, 2018
2,191 views
Not a previous year question
Given a non-pipelined architecture running at 1GHz, that takes 5 cycles to finish an instruction. You want to make it pipelined with 5 stages. The increase in hardware fo...
5 5 votes
1 answers 1 answer
1.6k
1.6k views
Rahul Jain25 asked Feb 5, 2017
1,615 views
COA pipeline doubt
I) In a 4 stage pipeline processor, if each stage takes 4 cycles then what is CPI in case of successfull pipeline???II) In a 4 stage pipeline processor, if each stage tak...
1 1 vote
1 1 answer
1.2k
1.2k views
paarthsinghrathore asked Aug 18, 2023
1,184 views
COA | Branch Delays
Consider the following sequence of instructions for a pipelined processor with one branch delay slot: I1 LABEL: ADD R3 ← R3 + 1I2 DIV R2 ← R2/R6I3 ...