Register

MadeEasy Test Series: Digital Logic - Adder

• edited by
1,078 views
0 0 votes

1 Answer

1 1 vote

consider the following diagram

Voting & Accepting an answer helps improve the community
← Previous · MadeEasy Test Series...Next → · REALTION ALGEBRA
← Previous in category · MadeEasy Test Series...Next in category → · made-easy test serie...
Position:
Show:

Related questions

0 0 votes
2 2 answers
2.3k
2.3k views
shgarg asked Nov 12, 2018
2,329 views
MadeEasy Workbook: Digital Logic - Adder
x and y are two n bit numbers. these numbers are added by n bit carry look ahead adder which uses k logic levels. if the average gate delay of carry look ahead adder is d...
0 0 votes
3 3 answers
2.5k
2.5k views
shivangi5 asked Dec 4, 2017
2,463 views
MadeEasy Test Series: Digital Logic - Adder
A 1-bit full adder circuit takes 5 ns to generate the carry-out bit and 10 ns for the sum-bit. When 4, 1-bit full adders are cascaded, the maximum rate of additions per s...
0 0 votes
1 1 answer
1.2k
1.2k views
charul asked Oct 27, 2017
1,207 views
MadeEasy WorkBook: Digital Logic - Adder
47. The following is a half-adder logic circuit.What are the respective values at $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and D ?$\mathrm{A}-0, \mathrm{~B}-0, \mathrm{C}-0$ ...
5 5 votes
1 1 answer
157
157 views
GO Classes asked Jun 18
157 views
GO Classes DPP | GATE CS | Digital Logic | Two-bit Binary Adder
Two unsigned $2$-bit numbers $A_1A_0$ and $B_1B_0$ are added with no input carry. Which implementation and equations are correct?LSB uses half adder: $S_0=A_0\oplus B_0$,...