Register

Overlapping between Write Back and Decode stage in RISC pipeline.

458 views
0 0 votes

Somewhere I read that WB and ID stage can overlap, for exaple:- https://gateoverflow.in/753/gate2001-12

and somewhere it is not overlapped. Is it possible to overlap both the stage into a single cycle?

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · doubt can we apply l...Next → · Algorithm
← Previous in category · Test seriesNext in category → · Cao question
Position:
Show:

Related questions

0 0 votes
1 1 answer
1.3k
1.3k views
sushmita asked Dec 12, 2018
1,266 views
https://gateoverflow.in/14480/formula-write-back-write-through-access-time-parallel-serial
In this question can someone plz explain to me the write back part? Why are we taking write back time only for cache misses? Why not for hits? How to know when a block i...
1 1 vote
1 1 answer
2.8k
2.8k views
David asked Oct 19, 2015
2,843 views
A 4-stage pipeline has ..
A 4-stage pipeline has the stage delays as 150,120,160 and 140 nanoseconds respectively . Registers that are used between the stages have a delay of 5 nanoseconds  each  ...
2 2 votes
0 0 answers
1.4k
1.4k views
Shubhanshu asked Aug 5, 2017
1,402 views
CO: William Stalling: Write Through and Write Back, which is more efficient.
According to my calculation, the time required in write back is 240ns and for write through it should be 1920ns. Is it correct or not?
14 14 votes
1 answers 1 answer
10.3k
10.3k views
Mojo-Jojo asked Jan 11, 2016
10,255 views
Write Back and Write Through
A 64 word cache and main memory are divided into 16 word blocks. The main memory access time is 50 ns/word and the cache access time is 10 ns/word. Hit ratio for read ope...