• retagged by
751 views
0 0 votes
The format of double operand instruction of a CPU consist of $5$ bits opcode and $6$ bits for source and destination. $26$ double operand instructions and $184$ single operand instructions must be implemented. What will be the total number of zero operand instructions can be implemented?

How to solve such questions?

I always get confused.

Please log in or register to answer this question.

Position:
Show:

Related questions

0 0 votes
1 answers 1 answer
1.7k
1.7k views
Sara86568 asked Jun 21, 2022
1,673 views
The program runs in 100s. Multiplies 80 % of the program. Designer M can improve the speedup of multiply operations. Now, I am a user and I need to make MY program 5 time...
3 3 votes
1 1 answer
1.6k
1.6k views
newdreamz a1-z0 asked Feb 1, 2019
1,632 views
A hypothetical processor on cache read miss requires one clock to send an address to Main Memory (MM) and eight clock cycles to access a 64-bit word from MM to processor ...
0 0 votes
1 1 answer
916
916 views
Shankar Kakde asked Jan 25, 2019
916 views
A computer uses two level cache L1 and L2 and in 2000 memory references there are 320 misses in L1 cache and 150 misses in L2lcache. If the miss penalty of L2 is 300 cloc...
0 0 votes
0 0 answers
754
754 views
newdreamz a1-z0 asked Jan 21, 2019
754 views
A byte addressable computer has a small data cache capable of holding 16 32-bit words. Each cache block consist of four 32 bits words. For the following sequence of main ...