2,128 views

1 Answer

Best answer
1 1 vote

16 decoder

• selected by
Position:
Show:

Related questions

0 0 votes
1 1 answer
954
954 views
zeeshanmohnavi asked Dec 26, 2018
954 views
Consider a DRAM that must be given a refresh cycle $64$ times per msec. Each refresh operation requires $100 \ nsec$ and a memory cycle requires $200 \ nsec$. The percent...
0 0 votes
0 0 answers
1.0k
1.0k views
Balaji Jegan asked Nov 27, 2018
1,020 views
A computer uses RAM Chips of 512X8 and ROM Chips of 2048x8. The computer needs 2K Bytes of RAM, 4K Bytes of ROM, and 4 interface units each with 4 registers. A Memory Map...
0 0 votes
1 1 answer
1.7k
1.7k views
souravsaha asked Oct 14, 2017
1,748 views
Hi All,I have one doubt regarding avg access time in various levels of memory. There are 2 ways in which the processor is connected to various levels of memory.2 levelsCa...
1 1 vote
1 1 answer
722
722 views
Shubhanshu asked Aug 2, 2017
722 views
In 16 bit processor like 8086, we have the concept of big Endian and small Endian which is related to even and odd bank of memory used in memory address interpretation.Fo...