1,502 views
1 1 vote
Say Machine with 10ns click and takes 4 cycles for AlU and other operations.

When we talk about the time taken by pipelined processor it is = the highest time taken by a stage + overhead

We took the highest time only because we know that there is no stalling so CPI is 1 for pipelined.

When we say Cpi is 1 it means that:-

Suppose if there are n processes then first process will take K*Tp time where K is stage and Tp is highest duration and after that every process will take Tp time so on an average it takes CPI is 1 am i right?

 If not plz explain why then CPI is one in all cases when stalls aren't there.

And plz explain the cpi for non pipelined processor .

Please log in or register to answer this question.

Position:
Show:

Related questions

79 79 votes
11 answers 11 answers
34.0k
34.0k views
go_editor asked Sep 28, 2014
34,035 views
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
199 199 votes
9 answers 9 answers
79.1k
79.1k views
Kathleen asked Sep 22, 2014
79,086 views
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...
74 74 votes
4 answers 4 answers
36.0k
36.0k views
Kathleen asked Sep 12, 2014
36,002 views
Which of the following are NOT true in a pipelined processor?Bypassing can handle all RAW hazardsRegister renaming can eliminate all register carried WAR hazardsControl h...
0 0 votes
1 1 answer
1.4k
1.4k views
shima abdullah asked Jun 27, 2022
1,388 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...