Register

made easy co tt1

• retagged by
1,964 views
0 0 votes

I THINK ANSWER SHOULD BE 462,THEY HAVE GIVEN ANSWER 554, WHICH I FEEL IS WRONG!

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · regular expressionsNext → · Discrete Maths
← Previous in category · test seriesNext in category → · Stack Memory
Position:
Show:

Related questions

79 79 votes
11 answers 11 answers
34.0k
34.0k views
go_editor asked Sep 28, 2014
34,037 views
GATE CSE 2014 | Set 1 | Question: 43
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
0 0 votes
1 1 answer
1.2k
1.2k views
amitqy asked Nov 1, 2018
1,246 views
made easy test series
ans given is 1.92
199 199 votes
9 answers 9 answers
79.1k
79.1k views
Kathleen asked Sep 22, 2014
79,092 views
GATE CSE 2005 | Question: 68
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...
74 74 votes
4 answers 4 answers
36.0k
36.0k views
Kathleen asked Sep 12, 2014
36,005 views
GATE CSE 2008 | Question: 36
Which of the following are NOT true in a pipelined processor?Bypassing can handle all RAW hazardsRegister renaming can eliminate all register carried WAR hazardsControl h...