Register

ME Test

• edited by
1,043 views
0 0 votes
Consider a two-level hierarchy L1 (Cache) has an accessing time of 10 nsec and main memory has accessing time of 100 nsec. Assume the hit ratio read operation is 0.75 and 40% reference are for the write operation. The average access time for the system (in nsec) if it uses write through technique is?

I am getting 61 but the answer given is 67.6. please confirm the answer.

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · Made easyNext → · MadeEasy Subject Tes...
← Previous in category · Testbook Test Series...Next in category → · CO pipelining
Position:
Show:

Related questions

75 75 votes
9 answers 9 answers
40.3k
40.3k views
Kathleen asked Sep 13, 2014
40,298 views
GATE CSE 1992 | Question: 5-a
The access times of the main memory and the Cache memory, in a computer system, are $500$ n sec and $50$ nsec, respectively. It is estimated that $80\%$ of the main memor...
3 3 votes
1 1 answer
1.6k
1.6k views
newdreamz a1-z0 asked Feb 1, 2019
1,587 views
ME adv mock
A hypothetical processor on cache read miss requires one clock to send an address to Main Memory (MM) and eight clock cycles to access a 64-bit word from MM to processor ...
0 0 votes
1 1 answer
888
888 views
Shankar Kakde asked Jan 25, 2019
888 views
ME Test series question
A computer uses two level cache L1 and L2 and in 2000 memory references there are 320 misses in L1 cache and 150 misses in L2lcache. If the miss penalty of L2 is 300 cloc...
0 0 votes
0 0 answers
733
733 views
newdreamz a1-z0 asked Jan 21, 2019
733 views
ME TEST
A byte addressable computer has a small data cache capable of holding 16 32-bit words. Each cache block consist of four 32 bits words. For the following sequence of main ...