search
Log In
0 votes
146 views

Please answer??

in Digital Logic
edited by
146 views
0
i think it's just addition of four bit number .in each clock cycle 1 bit will be computed for 2 clock cycle 2 bit will be computed the output will be s=1,c=1.correct me if i am wrong.

Please log in or register to answer this question.

Related questions

2 votes
1 answer
1
2.1k views
Three 4 bit shift registers are connected in cascade as shown in figure below. Each register is applied with A 4 bit data 1011 is applied to the shift register 1. What is the minimum number of clock pulses required to get same input data at output are with same clock?
asked Jan 26, 2017 in Digital Logic Pankaj Joshi 2.1k views
0 votes
1 answer
2
510 views
Q.42 Three 4 bit shift registers are connected in cascade as shown in figure below. Each register is applied with A 4 bit data 1011 is applied to the shift register 1. What is the minimum number of clock pulses required to get same input data at output are with same clock? 11 12 13 14 Please answer !
asked Dec 19, 2015 in Digital Logic Akash Kanase 510 views
1 vote
0 answers
3
...