• retagged by
4,470 views

2 Answers

0 0 votes
Inst 1 2 3 4 5 6 7 8 9 10 11 12 13 14
I1 IF ID DF EX WB                  
I2   IF ID DF EX WB                
I3     IF ID DF    STALL EX WB            
I4       IF ID STALL DF STALL EX WB        
I5         IF STALL ID STALL DF STALL EX WB    
I6           STALL IF STALL ID STALL DF STALL EX WB


All I3 I4 I5 I6 dependent.

0 0 votes

5 for first instruction 1 for second instruction and 1+2 for third instruction(depends on 2 therefore 2 stalls) 1+2 for fourth(depends on third ) 1+2 for fifth(depends on 4th) 1+2 for sixth(depends on 5th) 

total = 18 cycle

Position:
Show:

Related questions

0 0 votes
1 1 answer
639
639 views
Deepak9000 asked Nov 5, 2023
639 views
I have a Self doubt question on Operand Forwarding . The data forwarded should be done in EX-EX stage or Mem-EX ? Which one to follow and when ?Using EX-EX we require les...
0 0 votes
2 2 answers
1.9k
1.9k views
Abhilash Mishra asked Jan 2, 2019
1,949 views
Data forwarding is used to avoid which type of conflict??(1) RAW(2) WAR(3) WAW(4) RAR
199 199 votes
9 answers 9 answers
78.9k
78.9k views
Kathleen asked Sep 22, 2014
78,892 views
A $5$ stage pipelined CPU has the following sequence of stages:IF – instruction fetch from instruction memoryRD – Instruction decode and register readEX – Execute: ALU op...