Register

Pipeline MAL , throughput , Efficiency

• retagged by
5,315 views
1 1 vote

Given Collision Vector  : (1010)

  • What are permissible and forbidden latencies
  • Calculate MAL
  • Calculate throughput ?
  • Calculate Efficiency of pipeline ?
  • Also Draw a state diagram ?


I have a doubt in State diagram construction
Could someone explain these question and concepts behind this ?
There has to be a line from state 1011 to 1111 upon latency 1 applying to 1011 Isn't it ?
Someone pls explain this .  and also how to calculate
Efficiency and throughput
 

2 Answers

0 0 votes

I think that diagram has some flaw

See the ans of Arjun sir for this state diagram

https://gateoverflow.in/8560/gate2015-3_51

Voting & Accepting an answer helps improve the community
← Previous · Lr(k)Next → · Bayes Probability
← Previous in category · Pipeline StallsNext in category → · UGC NET CSE | Decemb...
Position:
Show:

Related questions

13 13 votes
1 answers 1 answer
18.0k
18.0k views
PEKKA asked Oct 27, 2016
18,023 views
Advanced Computer Architecture , KAI HWANG | How to Find MAL from Collision Vector | Non-Linear Pipeline
Collition Vector : 1011010 MAL for the above Collition Vector is _____Please also tell me how to calculate efficiency and throughtput
3 3 votes
2 2 answers
1.3k
1.3k views
saxena0612 asked Jan 10, 2018
1,342 views
Pipeline Efficiency
The speed up of a pipelined processor is $5.4,$ operating at $2$ GHZ frequency with efficiency $82\%$.What will be no. of stages available in this processor$?$
4 4 votes
1 1 answer
5.7k
5.7k views
KISHALAY DAS asked Oct 21, 2016
5,744 views
Pipeline Efficiency
Will it be 6 or 7?
10 10 votes
3 answers 3 answers
12.2k
12.2k views
Akanksha Kesarwani asked Jan 9, 2016
12,199 views
Throughput of the Pipeline
Consider a machine with 10 ns clock and it takes 4 clock cycle per ALU instruction, 5 clock cycle per branch instruction, 6 clock cycle memory instruction. There exists 4...