retagged by
4,311 views
1 votes
1 votes

Given Collision Vector  : (1010)

  • What are permissible and forbidden latencies
  • Calculate MAL
  • Calculate throughput ?
  • Calculate Efficiency of pipeline ?
  • Also Draw a state diagram ?


I have a doubt in State diagram construction
Could someone explain these question and concepts behind this ?
There has to be a line from state 1011 to 1111 upon latency 1 applying to 1011 Isn't it ?
Someone pls explain this .  and also how to calculate
Efficiency and throughput
 

retagged by

2 Answers

0 votes
0 votes

I think that diagram has some flaw

See the ans of Arjun sir for this state diagram

https://gateoverflow.in/8560/gate2015-3_51

Related questions

15.2k
views
1 answers
12 votes
PEKKA asked Oct 27, 2016
15,159 views
Collition Vector : 1011010 MAL for the above Collition Vector is _____Please also tell me how to calculate efficiency and throughtput
826
views
2 answers
3 votes
saxena0612 asked Jan 10, 2018
826 views
The speed up of a pipelined processor is $5.4,$ operating at $2$ GHZ frequency with efficiency $82\%$.What will be no. of stages available in this processor$?$
4.4k
views
1 answers
4 votes
KISHALAY DAS asked Oct 21, 2016
4,379 views
Will it be 6 or 7?
11.0k
views
3 answers
9 votes
Akanksha Kesarwani asked Jan 9, 2016
10,967 views
Consider a machine with 10 ns clock and it takes 4 clock cycle per ALU instruction, 5 clock cycle per branch instruction, 6 clock cycle memory instruction. ... pipeline system if overhead is 2 ns? ______________ MIPS (integer value only).