Register

Made Easy Test Series Question

1,682 views

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · Test series Made eas...Next → · Made Easy Test Serie...
← Previous in category · Testbook Test SeriesNext in category → · Made Easy Test Serie...
Position:
Show:

Related questions

0 0 votes
0 0 answers
399
399 views
ajaysoni1924 asked Apr 6, 2019
399 views
Morris Mano Edition 3 Exercise 7 Question 19 (Page No. 304)
Design a 4-bit ripple counter with D flip-flops.
1 1 vote
0 0 answers
495
495 views
ajaysoni1924 asked Apr 6, 2019
495 views
Morris Mano Edition 3 Exercise 7 Question 15 (Page No. 304)
Construct a BCD ripple counter using a 4-bit binary ripple counter that can be cleared asynchronously and an external NAND gate.
0 0 votes
0 0 answers
411
411 views
ajaysoni1924 asked Apr 6, 2019
411 views
Morris Mano Edition 3 Exercise 7 Question 14 (Page No. 304)
Draw the logic diagram of a 4-bit binary ripple down counter using the following.Flip-flops that trigger on the positive edge transition of the clock.Flip-flop that trigg...
2 2 votes
3 answers 3 answers
1.9k
1.9k views
Bikram asked Jan 16, 2017
1,946 views
Test by Bikram | Mock GATE | Test 1 | Question: 37
A pulse train with a frequency of $1$ $MHz$ is counted using a modulo $1024$ ripple counter built with $J-K$ flip flops. For proper operation of the counter, the maximum ...