• retagged by
24,410 views
36 36 votes

A cache memory that has a hit rate of $0.8$ has an access latency $10 \; \text{ns}$ and miss penalty $100 \; \text{ns}.$ An optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to $15 \; \text{ns},$ whereas the miss penalty is not affected. The minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is _______________.

7 Answers

0 0 votes
original

Tavg=10ns+(1-0.2)*100ns  , Tavg=30ns

after optimization

Tavg=15ns+X*100ns

30ns=15ns+X*100ns

30ns-15ns=X*100ns

15ns/100ns=X

X=0.15  (miss rate)

therefore, Hit rate=1-miss rate = 1-0.15 = 0.85

ans=0.85

 
Answer:
Position:
Show:

Related questions

49 49 votes
3 answers 3 answers
18.4k
18.4k views
Arjun asked Feb 15, 2022
18,445 views
Let $\text{WB}$ and $\text{WT}$ be two set associative cache organizations that use $\text{LRU}$ algorithm for cache block replacement. $\text{WB}$ is a write back cache ...
81 81 votes
7 7 answers
27.1k
27.1k views
Arjun asked Feb 15, 2022
27,066 views
Consider a system with $2 \;\text{KB}$ direct mapped data cache with a block size of $64 \; \text{bytes}.$ The system has a physical address space of $64 \; \text{KB}$ an...
77 77 votes
9 answers 9 answers
41.4k
41.4k views
Kathleen asked Sep 13, 2014
41,353 views
The access times of the main memory and the Cache memory, in a computer system, are $500$ n sec and $50$ nsec, respectively. It is estimated that $80\%$ of the main memor...
47 47 votes
7 7 answers
25.5k
25.5k views
Arjun asked Feb 15, 2022
25,466 views
A processor $\text{X}_{1}$ operating at $2 \; \text{GHz}$ has a standard $5-$stage $\text{RISC}$ instruction pipeline having a base $\text{CPI (cycles per instruction)}$ ...