in CO and Architecture retagged by
59 views
0 votes
0 votes
In pipielining add instruction takes 2 cycles in execution stage and mul instruction takes 4 clock cycles in the execution stage and in the remaining stages each instruction takes 1 cycle ... Now if we execute both instruction parlelly in pipelining , we get 2 stalls ..

Now the question is , how do we treat those stalls? That means are they hazards or simply stalls??
in CO and Architecture retagged by

Please log in or register to answer this question.

Related questions