8,094 views
2 2 votes

A CPU generates 32 bit virtual address. The page size is 2KB. The translation look aside buffer (TLB) can hold 256 page table entries and is 2 way set associative mapping. The number of bits in TLB tag is ____ and total bits in single TLB entry ____? 

Ans for TLB tag:  14 bits ( not sure)  for first part

SOL acc to me:  11 bits are offset , table address index will be 7 bits and therefore tag will be 32 - 11 - 7 = 14

1 Answer

5 5 votes

Block Size=2KB=2^11B

#f bits required for Word/Block Offset=11 bits

#Line(N)=256

Total No of Sets=N/P-Way=256/2=128=2^7

#f Bits required for Set Offset=7bits

#f bits required for Tag=32-(11+7)=14bits

                                                          <----------------------32--------------------->

Tag   Set Offset Block Offset
14 7 11

No of Entry in TLB=LAS/Page Size

                              = 2^32/2^11=(2^21)B

#f bits required for tlb entry=21

 
Position:
Show:

Related questions

4 4 votes
1 answers 1 answer
2.9k
2.9k views
atul_21 asked Nov 21, 2017
2,922 views
3 3 votes
2 answers 2 answers
5.8k
5.8k views
biranchi asked Nov 16, 2016
5,792 views
Consider the memory system in which the block size in cache and main memory are equal. Cache consists of 512 blocks and main memory consists of 8192 blocks. Cache is 4-wa...
0 0 votes
0 0 answers
997
997 views
student2018 asked Nov 7, 2017
997 views
The width of the physical address on a machine is 40 bits. The width of the tag field in a 512 KB 8-way set associative cache is ?24 bits32 bits16 bits8 bits