143 views
0 0 votes

Consider a system with 4 MB physical memory and a word length of 1 byte. The system uses a direct-mapped cache, with cache block numbers starting from 0. The word with physical address :
                                                                                                                        $\texttt{0xD3E90}$
is mapped to cache block number $200_{10}$
The maximum possible size of the cache (in KB) for this configuration is ______.

https://gateoverflow.in/523100/gate-cse-2026-set-2-question-46 ( variation)

1 Answer

0 0 votes
Question is wrong instead of 2 mb keep it 1 mb

Also instead of E   Keep  D

D3D90--  1101 0011 1101 1001 0000

200 - 1100 1000

Then cache max size possible is - 0.5 KB
Position:
Show:

Related questions

10 10 votes
7 7 answers
3.1k
3.1k views
gatecse asked Feb 23
3,111 views
Consider a system with a processor and a $4$ KB direct mapped cache with block size of $16$ bytes. The system has a $16$ MB physical memory. Four words $\mathrm{P}, \math...
21 21 votes
6 6 answers
3.6k
3.6k views
gatecse asked Feb 23
3,566 views
Consider a system with $1$ MB physical memory and a word length of $1$ byte. The system uses a direct mapped cache, with block numbers starting from $0$. The word with ph...
24 24 votes
7 7 answers
10.5k
10.5k views
Arjun asked Feb 27, 2025
10,457 views
​​​​For a direct-mapped cache, $4$ bits are used for the tag field and $12$ bits are used to index into a cache block. The size of each cache block is one byte. Assume th...
22 22 votes
5 5 answers
8.2k
8.2k views
Arjun asked Feb 27, 2025
8,202 views
Consider a memory system with $1 \mathrm{M}$ bytes of main memory and $16 \mathrm{~K}$ bytes of cache memory. Assume that the processor generates $20$-bit memory address,...