Register

FLIP FLOP Conversion Doubt

2,478 views
1 1 vote

When the SR fip flop is made from JK flip flop,in the excitation table in output when Q=1 Q(next)=1 then JK is X,0 cause whatever the J input is  the output will be  1 in next state

but in conversion of JK to T why in same case it is given 00?

Please explain

(pardon for that large image, currently i am not in position for editing,cutting it :D)

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · c programmingNext → · c programming
← Previous in category · what happens when we...Next in category → · TESTBOOK Counter mod...
Position:
Show:

Related questions

0 0 votes
3 answers 3 answers
4.2k
4.2k views
Na462 asked Oct 10, 2018
4,229 views
Flip Flop Conversion
A new two input Flip Flop is designed as shown. Table shows the characteristic table of AB flip flop.The Combination Logic is :- A. B. C. D.
2 2 votes
0 0 answers
2.9k
2.9k views
Aboveallplayer asked Aug 26, 2016
2,912 views
Flip FLop conversion chart
Is the chart entirely correct ?
0 0 votes
0 0 answers
1.1k
1.1k views
Devshree Dubey asked Jul 27, 2018
1,119 views
Doubt regarding Flip Flop
How is it ascertained for a Flip Flop irrespective of it being SR,JK,T or D Flip Flop that it's NOR/NAND Gate implementation is talked of?
0 0 votes
1 1 answer
813
813 views
Devshree Dubey asked Jul 26, 2018
813 views
Doubt regarding SR Flip Flop
Please can anyone explain Clocked S-R FlipFlop with NAND gate Implementation via a Truth Table especially.