In a pipelined processor, for some no, of instructions, the entire execution took 16 clock cycles. Assume that operand forwarding occured between two consecutive stages of the pipeline in successive clock cycles and there were 4 such instances. What is the performance enhancement (in percent) if operand forwarding took place in the same clock cycle ?
