• retagged by
1,320 views

1 Answer

Best answer
7 7 votes

We can consider 8 byte data as a word ..

2 popular modes of DMA transfer are burst mode DMA and cycle stealing DMA..

CPU remains less inactive in cycle stealing DMA as compared to burst mode DMA ..

In cycle stealing, transfer takes word by word..

Given 

No of cycles to transmit 8 byte data  =  5 cycles

So no of cycles to transmit 1024 bytes data  =  (1024 / 8) * 5

                                                                 =   128 * 5

                                                                 = 640 cycles

Hence 640 cycles should be the correct answer..

• selected by
Position:
Show:

Related questions

0 0 votes
1 1 answer
980
980 views
Aboveallplayer asked Nov 25, 2016
980 views
Memory syatem of a computer is changed from direct Cache to 2-way set assosiative cache.same block size.now what is falsea) capacity increases2)sequential access does not...
78 78 votes
5 answers 5 answers
24.9k
24.9k views
go_editor asked Sep 29, 2014
24,933 views
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to mem...
1 1 vote
0 0 answers
3.4k
3.4k views
intergalactic_ape asked Nov 20, 2018
3,391 views
Greetings!I appeared for GATE Computer Science in 2018 but could not manage to get into any decent IIT for Monsoon admissions. I had applied to IIT-Hyderabad's winter adm...
0 0 votes
0 0 answers
496
496 views
Sourajit25 asked May 7, 2018
496 views
An experiment is performed $n$ times, in each of which an event $X$ may occur with a probability $p$. Determine$ E[ \overline{X}]$ and $Var( \overline{X})$, where $\overl...