edited by
312 views
1 votes
1 votes

here i think here words are also considered but in the solution its not taken plz check..i also know its herarichal system.

edited by

1 Answer

Related questions

1.6k
views
1 answers
4 votes
Ram Swaroop asked Jan 30, 2019
1,623 views
Consider a n-way cache with 'x blocks of 64 words each. The main memory of the system is having 8 million words. Size of the tag field is 16 bits and ... tags is 1024 bytes. What will be the values of n and x respectively?Answer 256 512
1.4k
views
1 answers
5 votes
Ram Swaroop asked Jan 29, 2019
1,353 views
A CPU cache is organized into 2 level cache L1 and L2 The penalty for L1 cache miss and L2 cache miss are 60 and 30 respectively for 1200 memory references ... miss to main memory is 70 clock cycles. The average memory access time will be
713
views
1 answers
2 votes
Jay Bhutada 1 asked Jan 9, 2019
713 views
A hypothetical processor on cache read miss requires one clock to send an address to Main Memory (MM) and eight clock cycles to access a 64-bit word from ... with average read miss after increasing the line size is (Upto 2 decimal places)