retagged by
278 views
0 votes
0 votes
  • I1: L R0, loc 1; R0 <= M[loc1]
  • I2: A R0, R0; R0 <= R0 +R0

       WB of I1  and ID stage of I2....should be overlapping or not?

How to consider this case...as in gate previous questions answers are changing according to the given options? 

retagged by

Please log in or register to answer this question.

Related questions

1 votes
1 votes
1 answer
2
Parshu gate asked Dec 10, 2017
375 views
In pipelining questions we have "If operand forwarding is there " and "If operand forwarding is not there " Please explain this difference and how to draw the chart f...
0 votes
0 votes
2 answers
4
farmanahmed888 asked Jan 6, 2022
520 views
Which approach is correct?ASSIGNMENT LINK : https://nptel.ac.in/content/storage2/courses/106105163/ASSIGNMENT-SOLUTION-WEEK11.pdfnptel assignment q-1 Caption