1,789 views

1 Answer

Best answer
4 4 votes

W :----
W+1 :Y
W+2:Next instruction
Given as effective addrees as Z  index reg content=X
a)DIRECT  ea=Z =Y operand=M[Z]=M[Y]
b)INDIRECT Effective address is 
                     ea=Z=M[Y]  operand=M[[Y]]
c) RELATIVE assuming pc relative
Z=pc+relative value=W+2+Y  operand=M[W+2+Y]
d) INDEXED
Z=base value+index reg content
Z=Y+X operand=M[Y+X]

• selected by
Position:
Show:

Related questions

0 0 votes
0 0 answers
387
387 views
YAMUNA_MAHALI asked Oct 23, 2024
387 views
Consider a hypothetical processor which supports the 64Kb physical memory. Processor uses the memory mapped IO configuration in which the 3 MSB bits of the address is 1, ...
1 1 vote
1 1 answer
1.1k
1.1k views
Divyanshu Shukla asked Dec 16, 2021
1,080 views
The floating-point pipeline are implementedwith combinational circuits.Suppose that the time delays of the four segments are t1=60ns, t2=70ns, t3=100ns, t4=80ns, and the ...
0 0 votes
0 0 answers
599
599 views
lakshaymittal asked Oct 21, 2021
599 views
The binary numbers listed have a sign in the leftmost position and if negative, are in 2’s complement form. Perform the arithmetic operations indicated and verify:(a) 101...
0 0 votes
0 0 answers
568
568 views
santoshrtukota asked Dec 29, 2018
568 views
Construct a memory system having static 1k x 4 RAM . How many such RAM’s will be required.(i) Construct 1k x 8 RAM bank ?(ii) 4kx 4 RAM memory bank? Show the block diagra...