retagged by
25,662 views
64 64 votes

Consider the Karnaugh map given below, where $X$ represents "don't care" and blank represents $0$.

Assume for all inputs $\left ( a,b,c,d \right )$, the respective complements $\left ( \bar{a}, \bar{b}, \bar{c}, \bar{d} \right )$ are also available. The above logic is implemented using $2$-input $\text{NOR}$ gates only. The minimum number of gates required is ____________ .

6 Answers

Best answer
84 84 votes

From K-map simplification we get the min-term as $CA'$. So We can simplyfy it for NOR gate expression

I.e. C' NOR $A = (C'+A)' = CA'$
Now complemented inputs are also given to us so, for $2$ input NOR gate we need only 1 NOR gate.

1 is correct answer .

edited by
26 26 votes

Answer : 1 Only

Here we should take note that all inputs (a,b,c,d) and their respective complements are available.

And now when we solve the K-map the we get minterms like :

- >    cb'a'+ cba' 

- >    ca'(b+b')

- >    ca' 

If we give input to a NOR gate as c' and a the output will be (c' + a )' =  ca'.

So, only 1 NOR gate is Required.

9 9 votes

The expression of $K-map$ is $c.\bar a$

so the expression should be in $POS$ form for $NOR$ gate 

$\overline{\overline{c.\bar a}} = \overline{\bar c + a} $

Now the expression is in $POS$ form

NOTE : $\bar a , \bar a , \bar c \text { is given so no need to use NOT gate for that}$

 

 

So only 1 $NOR$ gate required

edited by
6 6 votes
Applying logic of k-map the simplified expression id ca'

now it is given that all inverted inputs are also available

so we can express ca' in terms of nor gate

(c'+a)'=ca'

so only 1 NOR gate required

1 is answer

ps: more editing will come
3 3 votes
Answer is 1 NOR gate,

on Solving the K-map for a POS expression we get,

f= (A'+C') (A+C)

which can be written as, f= ( (A'+C')'  + (A+C)' )'

this requires 3 NOR gates for implementation,

 

on solving K-map for SOP expression we get,
 

f= C+A'

which can be written as, f= (C' + A)'
 

this requires only 1 NOR gate for implementation and hence it is the answer
Answer:
Position:
Show:

Related questions

47 47 votes
7 answers 7 answers
23.1k
23.1k views
Arjun asked Feb 14, 2017
23,128 views
Consider a combination of $\text{T}$ and $\text{D}$ flip-flops connected as shown below. The output of the $\text{D}$ flip-flop is connected to the input of the $\text{T}...
89 89 votes
12 answers 12 answers
28.6k
28.6k views
Arjun asked Feb 14, 2017
28,600 views
A cache memory unit with capacity of $N$ words and block size of $B$ words is to be designed. If it is designed as a direct mapped cache, the length of the $\textsf{TAG}$...
75 75 votes
4 answers 4 answers
29.9k
29.9k views
Arjun asked Feb 14, 2017
29,874 views
Consider the expression $(a-1) * (((b+c)/3)+d)$. Let $X$ be the minimum number of registers required by an optimal code generation (without any register spill) algorithm ...
145 145 votes
11 answers 11 answers
60.7k
60.7k views
Arjun asked Feb 14, 2017
60,674 views
Consider a $2$-way set associative cache with $256$ blocks and uses $\text{LRU}$ replacement. Initially the cache is empty. Conflict misses are those misses which occur d...