• retagged by
3,475 views

3 Answers

0 0 votes
As far as i know Ripple counter may require maximum decoding ckt.

A johnson counter divides the clk by the factor of 2N where N is no. Of ff required.

A ring counter can also be worked out be a simple shift register. And work synchronously.

A ripple counter however requires maximum propagation delay for counting therefore increasing the number of ckt for every count exceeded.
0 0 votes
Ripple counters require less complex circuit than synchronous counters. So lets look at Johnson and ring counters which are synchronous. Out of both, Johnson counter is more complex.
0 0 votes

 


A. Johnson Counter

  • Also known as twisted ring counter.

  • Requires less decoding circuitry than a ripple counter.

  • Each state is unique and has a pattern that makes decoding relatively simple.


B. Ring Counter

  • A type of shift register where the output of the last flip-flop is fed to the input of the first.

  • Requires minimal decoding, since only one flip-flop is high at any time.


C. Ripple Counter 

  • Asynchronous counter where each flip-flop triggers the next.

  • The outputs are in binary, but due to its asynchronous nature, decoding intermediate or specific states requires more complex logic to account for propagation delays.

  • Also, decoding specific binary states typically involves more logic gates.


D. Counter

  • This is a generic term and not specific enough. Could refer to any of the above.


Correct Answer: C. Ripple Counter — because it typically requires the most decoding circuitry to identify specific states reliably.

Position:
Show:

Related questions

2 2 votes
2 answers 2 answers
1.2k
1.2k views
sh!va asked Feb 21, 2017
1,187 views
Simplify Boolean function represented in sum of product of min-terms, $\text{F}(x, y, z)= \Sigma(0, 2, 4,5, 6)$ $z' + xy'$$x' y'z' + xyz+ xy'z'$$xyz + x' + y' + z'$$xy+yz...
2 2 votes
1 1 answer
2.0k
2.0k views
sh!va asked Feb 21, 2017
2,036 views
For a $10$-bit digital ramp ADC using $500\;\text{kHz}$ clock, the maximum conversion time is$2048\; \mu \;\text{S}$$2046\; \mu \;\text{S}$$2064\; \mu \;\text{S}$$2084\; ...
1 1 vote
1 1 answer
6.1k
6.1k views
sh!va asked Feb 21, 2017
6,071 views
A $10$-bit DAC has a step size of $\text{10mV}.$What is its Full scale O/P voltage and the percentage resolution?$10.24\text{V}, 0.2\%$$10.23\text{V}, 0.5\%$$10.23\text{V...
1 1 vote
1 answers 1 answer
903
903 views
sh!va asked Feb 21, 2017
903 views
How many inputs & outputs does a full adder have?$3, 2$$2, 3$$3, 3$$2, 2$