The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
Facebook Login
or
Email or Username
Password
Remember
Login
Register

I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
Recent questions tagged isro2016ece
+1
vote
3
answers
1
ISRO 2016EC Combinational circuit
Given circuit represents (a) INVERTER (b) AND (c) OR (d) NOR
asked
Feb 22, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

267
views
digitallogic
isro2016ece
isroece
combinational
+2
votes
1
answer
2
ISRO2016 EC Calculus
.
asked
Feb 22, 2017
in
Calculus
by
sh!va
Boss
(
33k
points)

127
views
isro2016ece
isroece
engineeringmathematics
calculus
0
votes
2
answers
3
ISRO2016 EC Probability
A person on a trip has a choice between a private car and public transport. The probability of using a private car is 0.45. While using public transport, the further choice available are bus and metro. Out of which the probability of commuting by a bus is 0.55. In such a situation, the probability ... 0.25 (b) 0.45, 0.25 and 0.30 (c) 0.45, 0.55 and 0 (d) 0.45, 0.35 and 0.20
asked
Feb 22, 2017
in
Probability
by
sh!va
Boss
(
33k
points)

331
views
isro2016ece
isroece
probability
engineeringmathematics
0
votes
3
answers
4
ISRO2016EC Mathematics
a) 1/4 b)1/8 c)1/12 d)1/16
asked
Feb 22, 2017
in
Calculus
by
sh!va
Boss
(
33k
points)

168
views
isro2016ece
isroece
engineeringmathematics
calculus
limits
0
votes
1
answer
5
ISRO2016EC combinational logic
in given combinational logic X=? (a) X = AB'C' +A'BC'+ A'B'C+ ABC (b) X = A'BC +A'BC'+ AB'C+ A'B'C' (c) X = AB + BC + AC (d) X= A'B'+B'C'+A'C'
asked
Feb 22, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

253
views
isro2016ece
isroece
digitallogic
combinational
0
votes
0
answers
6
ISRO2016 EC Digital Logic
(a) 000, 001, 010, 011, 100 & repeats (b) 100, 011, 010, 001, 000 & repeat (c) 010, 011, 100, 000, 001 & repeats (d) 101, 110, 111, 000, 001, 010, 011, 100 & repeats
asked
Feb 22, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

355
views
isro2016ece
isroece
digitallogic
0
votes
2
answers
7
ISRO2016ECE Digital Logic
Simplify Boolean function represented in sum of product of minterms, F(x, y, z)= Σ(0, 2, 4,5, 6) (a) z' + xy' (b) x' y'z' + xyz+ xy'z' (c) xyz + x' + y' + z' (d) xy+yz+zx
asked
Feb 21, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

367
views
isro2016ece
digitallogic
0
votes
1
answer
8
ISRO2016ECE Digital logic
How is the status of the carry, auxiliary carry and parity flag affected if write instruction? MOV A,#9C ADD A,#64H (a) CY=0,AC=0,P=0 (b) CY=1,AC=1,P=0 (c) CY=0,AC=1,P=0 (d) CY = 1, AC = 1, P = 1
asked
Feb 21, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

483
views
isro2016ece
digitallogic
isroece
0
votes
2
answers
9
ISRO2016ECE Networks
A typical optical fiber has (a) high refractive index core & low refractive index cladding (b) Low refractive index core & high refractive index cladding (c) Uniform refractive index core surrounded by variable refractive index cladding (d) None of the above
asked
Feb 21, 2017
in
Computer Networks
by
sh!va
Boss
(
33k
points)

158
views
isro2016ece
computernetworks
0
votes
1
answer
10
ISRO2016ECE Networks
Hamming codes are used for (a) Burst error correction (b) Signal error correction (c) Both (a) and (b) (d) None of the above
asked
Feb 21, 2017
in
Computer Networks
by
sh!va
Boss
(
33k
points)

226
views
isro2016ece
computernetworks
0
votes
0
answers
11
ISRO2016ECE Networks
An FM signal at 10.7 MHz IF needs to be digitized for demodulation in a digital domain. If the bandwidth of this signal is 200 kHz, the maximum usable sampling frequency is (a) 200 kHz (b) 600 kHz (c) 400 kHz (d) 800 kHz
asked
Feb 21, 2017
in
Computer Networks
by
sh!va
Boss
(
33k
points)

395
views
isro2016ece
computernetworks
+1
vote
1
answer
12
ISRO2016ECE Digital Logic
For a 10bit digital ramp ADC using 500kHz clock, the maximum conversion time is (a) 2048 µ S (b) 2046 µ S (c) 2064 µ S (d) 2084 µ S
asked
Feb 21, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

954
views
isro2016ece
digitallogic
0
votes
1
answer
13
ISRO2016ECE Digital Logic
A 10bit DAC has a step size of 10mV. What is its Full scale O/P voltage and the percentage resolution? (a) 10.24V, 0.2% (b) 10.23V, 0.5% (c) 10.23V, 0.1% (d) 10.24V, 0.1%
asked
Feb 21, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

868
views
isro2016ece
digitallogic
0
votes
2
answers
14
ISRO2016ECE Digital logic
Which shift register counter requires the most decoding circuitry? (a) Johnson Counter (b) Ring Counter (c) Ripple Counter (d) MOD counter
asked
Feb 21, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

2k
views
isro2016ece
digitallogic
0
votes
1
answer
15
ISRO2016ECE Digital Logic
How many inputs & outputs does a full adder have? (a) 3, 2 (b) 2, 3 (c) 3, 3 (d) 2, 2
asked
Feb 21, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

209
views
isro2016ece
digitallogic
0
votes
1
answer
16
ISRO 2016ECE Digital Logic
A 1 MHz clock signal is applied to a JK Flip Flop with J=K=1. What is the frequency of the FlipFlop 0/P signal? (a) 2 MHz (b) 500 kHz (c) 250 kHz (d) 500 MHz
asked
Feb 21, 2017
in
Digital Logic
by
sh!va
Boss
(
33k
points)

560
views
isro2016ece
To see more, click for the
full list of questions
or
popular tags
.
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
ISRO CSE 2020 PAPER ANALYSE
BARC OCES/DGFS 2020
ISI CMI PDF by GATE Overflow
Calculus Important Points
Management Trainee Recruitment COAL INDIA 2020
Follow @csegate
Recent questions tagged isro2016ece
Recent Blog Comments
@saxena0612 , Sir since they are not considering...
Hey Everyone! Those who think that they are...
Which questions are u challenging..?
ONLY T MADE EASY STUDENTS CAN UNDERSTAND,
Yes and few more questions also
50,737
questions
57,356
answers
198,482
comments
105,252
users