• retagged by
3,960 views
4 4 votes
A 5 stage pipeline system is in operation with clock cycle of n ns. If the clock per instruction CPI for non-pipelined system is 5,and Instruction per clock for pipeline is 5,and pipeline efficiency is 70% what is the speed up factor?

 

Please explain the Soultion and concept briefly i am little bit confused.

1 Answer

0 0 votes

 time taken by pipelined processor = n sec for 1 clock cycle (ideally we are considering that instruction are executed in 1 clock cycle)  and 5 instruction are executed in one cpi (mentioned at last line of question)

means time taken to execute 5 instruction in pipelined processor is n sec

  and for sequential processor = 5 x 5 x n ( 5 x n  represent time per instruction in non pipelined processor multiplied by 5 instruction)

speed up = 25 n / n => 25

since efficiency is 70% speed up factor become 25 x (70/100) => 17.5

• edited by
Position:
Show:

Related questions

80 80 votes
11 answers 11 answers
34.3k
34.3k views
go_editor asked Sep 28, 2014
34,347 views
Consider a $6$-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is exec...
2 2 votes
1 1 answer
535
535 views
Harish_Pandi asked Nov 17, 2024
535 views
"(i) A non-pipeline system 50 ns to process a task. The same task can be processed in a 6 segment pipeline with a clock cycle of 10 ns. Examine the speed ratio of pipelin...
0 0 votes
1 1 answer
2.4k
2.4k views
Swarnava Bose asked Jul 2, 2022
2,370 views
In a pipeline the maximum ideal speed-up is 5. Let the percentage of unconditional branches in a set of typical program be 5% and that of conditional branches be 10%. If ...
0 0 votes
2 2 answers
1.1k
1.1k views
farmanahmed888 asked Jan 6, 2022
1,112 views
Which approach is correct?ASSIGNMENT LINK : https://nptel.ac.in/content/storage2/courses/106105163/ASSIGNMENT-SOLUTION-WEEK11.pdfnptel assignment q-1 Caption