Register

COA:- Average stalls per instruction

• retagged by
1,120 views
0 0 votes

What will be L1 miss rate? I think it is 80/3600 ,but then answer did not match. But if i take 80/2000,then it matches with the given answer

1 Answer

Voting & Accepting an answer helps improve the community
← Previous · COA:- Memory Access ...Next → · Depth first search
← Previous in category · COA:- Memory Access ...Next in category → · branch instructions
Position:
Show:

Related questions

3 3 votes
2 2 answers
2.8k
2.8k views
Shubhanshu asked Jan 7, 2018
2,780 views
Average Number of stalls
Consider a CPU contains 2000 instructions, there are 80 misses in the L1 cache and 40 misses in the L2 cache. Assume miss penalty from the L2 cache to memory is 200 cloc...
1 1 vote
1 answers 1 answer
1.3k
1.3k views
Rahul Jain25 asked Dec 11, 2016
1,250 views
Coa+ Stalls+ Speed up
8 8 votes
4 4 answers
7.5k
7.5k views
Parshu gate asked Dec 25, 2017
7,523 views
Avg stall cycles per instruction
Suppose that in $500$ memory references there are $50$ misses in the first level cache and $20$ misses in second level cache. Assume miss penalty from the $L_{2}$ cache t...
0 0 votes
1 1 answer
2.0k
2.0k views
Na462 asked Oct 12, 2018
2,038 views
Clock per instruction
What is the difference between Effective CPI and Average CPI ?A program is run on 40 MHZ with instruction mix and corresponding clock cycle count.Determine : * Effecti...