2,990 views
0 0 votes

Consider a synchronous bus that operates according to the timing diagram in figure. The address transmitted by the processor appears on the bus after 4 ns. The propagation delay on the bus wires between the processor and different devices connected varies from  1 to 5 ns, address decoding takes 6 ns, and address device takes between 5 and 10 ns to place the requested data on the bus. The input buffer needs 3 ns. set up time. What is maximum clock speed at which this bus can operate?

2 Answers

3 3 votes
in one cycle address is placed in the bus and in next cycle data transfer happen.

To place the address total time required= address transmitted by the processor appears on the bus + propagation delay on the bus wires between the processor and devices

                                                              =4ns + 5ns

                                                             = 9ns

For data transfer total time required = address decoding time + to place the requested data on the bus + input buffer needs set up time

                                                         = 6ns + 10ns + 3ns

                                                         = 19ns

as data transfer total time > time required for placing address,so we have to set clk time as 19ms.

so clk frequency will be $\frac{1}{19ns}$ = 52.63 MHZ
0 0 votes
since u ve nt mentioned Slave Ready signal asserted by slave,so i assume that data transfer spans a single clock cycle.so to accommodate the varying speeds of different  devices connected to the bus we need to calculate delays based on slowest device.

  4 ns(address transmitted by the processor ) + 5 ns(worst propagation delay ,both side ) +  6 ns(address decoding )+10 ns(place the requested data on the bus )+ 3 ns.( set up time)=28ns clock cycle

Maximum clock speed = 35.7 MHz

correct me if wrong
edited by
Position:
Show:

Related questions

7 7 votes
0 0 answers
3.6k
3.6k views
dd asked Jul 13, 2016
3,605 views
Solution : Some one please explain with correct sequence of steps in each mode and a rough timing diagram.
74 74 votes
4 answers 4 answers
24.2k
24.2k views
go_editor asked Sep 29, 2014
24,195 views
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to mem...
3 3 votes
2 answers 2 answers
1.4k
1.4k views
Souvik33 asked Dec 2, 2022
1,402 views
MSQA ‘Running’ process is surely put into ‘Blocked/Wait’ state during while requesting for an I/O, in which of the following I/O modes?Synchronous I/OAsynchronous I/OInte...
0 0 votes
0 0 answers
1.3k
1.3k views
aambazinga asked Dec 9, 2018
1,273 views
a system employing interrupt-driven I/O for a particular device that transfersdata at an average of 8 KB/s on a continuous basis.a. Assume that interrupt processing takes...