edited by
15,738 views
34 34 votes

Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration.

If at some instance prior to the occurrence of the clock edge, $P, Q$ and $R$ have a value $0$, $1$ and $0$ respectively, what shall be the value of $PQR$ after the clock edge?

  1. $000$
  2. $001$
  3. $010$
  4. $011$

5 Answers

Best answer
36 36 votes
Answer - D

As in D-flip-flop, next output is $Q^+ = D$

\[
P_{i+1} = R_i
\]
\[
Q_{i+1} = \overline{(P_i + R_i)}
\]
\[
R_{i+1} = \overline{R_i} \, Q_i
\]

\[
\begin{array}{|c|c|c|c|c|c|c|}
\hline
\textbf{CLOCK} & D_1 = R & D_2 = {(P+R)'} & D_3 = Q\,{R}'\, & P & Q & R \\
\hline
1 & 0 & 1 & 0 & 0 & 1 & 0 \\
\hline
2 & 0 & 1 & 1 & 0 & 1 & 1 \\
\hline
3 & 1 & 0 & 0 & 1 & 0 & 0 \\
\hline
4 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
5 & 0 & 1 & 0 & 0 & 1 & 0 \\
\hline
\end{array}
\]

Counter will go through states: $\boxed{\text{010} \to \text{011}} \to \text{100} \to \text{000} \to \text{010}$

So, value of $PQR$ after the clock edge will be $011$
edited by
8 8 votes

DP = QR

DQ = ( QP + QR )’

DR = QQ (QR)’

Characteristic Table:-

Input

Previous State

Next State

DP

DQ

DR

QP

QQ

QR

QPN

QQN

QRN

0

1

0

0

0

0

0

1

0

1

0

0

0

0

1

1

0

0

0

1

1

0

1

0

0

1

1

1

0

0

0

1

1

1

0

0

0

0

0

1

0

0

0

0

0

1

0

0

1

0

1

1

0

0

0

0

1

1

1

0

0

0

1

1

0

0

1

1

1

1

0

0

Thus the value of PQR after 010 is 011. Option D.

edited by
5 5 votes

As simple as possible

Answer:
Position:
Show:

Related questions

74 74 votes
4 answers 4 answers
24.1k
24.1k views
go_editor asked Sep 29, 2014
24,084 views
On a non-pipelined sequential processor, a program segment, which is the part of the interrupt service routine, is given to transfer $500$ bytes from an I/O device to mem...
37 37 votes
3 answers 3 answers
12.7k
12.7k views
go_editor asked Apr 21, 2016
12,658 views
Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration.If all the flip-flops were reset to $0$ at power on, what...
25 25 votes
1 answers 1 answer
5.4k
5.4k views
Kathleen asked Sep 29, 2014
5,404 views
A control algorithm is implemented by the NAND – gate circuitry given in figure below, where $A$ and $B$ are state variable implemented by $D$ flip-flops, and $P$ is cont...
46 46 votes
6 answers 6 answers
18.6k
18.6k views
Kathleen asked Sep 14, 2014
18,628 views
The following arrangement of master-slave flip flopshas the initial state of $P, Q$ as $0, 1$ (respectively). After three clock cycles the output state $P, Q$ is (respect...