Register

Digital electronics

384 views
0 0 votes
why does in sr latch with NOR gate r is taken with Q and s is taken with Q' and with NAND gate the reverse is taken i.e changing the position of Q and Q'

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← Previous · made easy test serie...Next → · operating system
← Previous in category · Decoder circuitNext in category → · Full adder
Position:
Show:

Related questions

5 5 votes
1 1 answer
174
174 views
GO Classes asked Jun 23
174 views
GO Classes DPP | GATE CS | Digital Logic | Latch vs Flip-Flop
In basic sequential circuits, a flip-flop can be understood as:A combinational circuit without memory A latch controlled by a clock signal A decoder controlled by a multi...
0 0 votes
0 0 answers
1.2k
1.2k views
ajaysoni1924 asked Apr 7, 2019
1,163 views
Morris Mano Edition 3 Exercise 9 Question 9 (Page No. 394)
For the asynchronous sequential circuit shown in the figure:Derive the boolean functions for the outputs of two SR latches $Y _1 and Y _2$. Note that the S input of the s...
6 6 votes
1 1 answer
188
188 views
GO Classes asked Jun 23
188 views
GO Classes DPP | GATE CS | Digital Logic | Gated SR Latch
For a gated SR latch with active-high clock, which condition is invalid when clock $=1$?$S=0,R=0$ $S=1,R=0$ $S=0,R=1$ $S=1,R=1$
2 2 votes
1 1 answer
166
166 views
GO Classes asked Jun 23
166 views
GO Classes DPP | GATE CS | Digital Logic | Gated SR Latch
In a gated SR latch, the clock input is $0$. If $S=1$ and $R=0$, what will happen to the latch output?It will be set to $1$ It will be reset to $0$ It will hold the previ...