Register

Self Doubt

• retagged by
230 views
0 votes
0 votes
Conflict misses and inference misses reduces can be reduced by doubling the associativity of cache design?

True or False with some explanation
• retagged by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

274
views
1 answers
0 votes
Anuranjan asked Mar 17, 2019
274 views
Self-doubt
How to improve cache hit rate in case of transfer of element from 2-D array to matrix.? (Consider the column major order in 2D array)
User Avatar
293
views
1 answers
1 votes
Anuranjan asked Mar 13, 2019
293 views
Self-doubt
What is meant by cache index? Please state by example.
User Avatar
351
views
1 answers
1 votes
Anuranjan asked Mar 9, 2019
351 views
Self-doubt
What does tag number signifies in line in cache?
User Avatar
611
views
0 answers
0 votes
DIYA BASU asked Feb 17, 2019
611 views
Self doubt(Hamacher and Zaky)
Memory is word addressable with 16 bit addressesWord size=16 bitsEach block is of size 16 bits.The cache contains 8 blocks.What is the address division for:1>direct.2>associative3>2-way set associative cache
User Avatar
Link Copied!