The Gateway to Computer Science Excellence
+1 vote
212 views

Consider a CPU contains 2000 instructions, there are 80 misses in L1  cache and 40 misses in the L2 cache. Assume miss penalty from the L2 cache to memory is 200 clock cycles, the hit time of L2 cache is 30 clock cycles, the hit time of L1 cache is 5 clock cycles and these are 1.8 memory references per instruction, then average stall per instruction is ________.

 

Can you please suggest the method to attempt such questions.

in CO and Architecture by Active (2.5k points) | 212 views
+1

just values change.... read the discussion

https://gateoverflow.in/281228/doubt-previous-year

0
0
what is the answer ? im getting 9.6
0
5.2 ?
0
Its 9.36

1 Answer

+2 votes

Mem stall cycles due to misses per instruction

=(Miss rate in L1) ∗(Miss penalty of L1)

= (Miss rate in L1) ∗(Total time of L2)

= (Miss rate in L1) ∗(Hit Time of L2 + Miss Time of L2)

= (Miss rate in L1) ∗(Hit Time of L2 + ( Miss Rate of L2 * Miss penalty of L2 ))

= (80/2000) * ( 30 + ( 40/80 * 200 ))

=  (0.04) * ( 30 + ( 100 ))

=  (0.04) * ( 130)

5.2 Clock cycles

by Boss (25.1k points)
edited by
0
Yes its 9.36
0

why you multiply 1.8 in last step.in question 2000 instruction already given.it is not given in term of  memory reference per instruction.https://gateoverflow.in/91103/me-flt-4-q-58 in this instead of 2000 instruction memory reference is given that's why we multiply 1.25 .correct me where is my mistake.i think answer  should be 5.2.

0
even i think answer should be 5.2..
0

@BASANT KUMAR 

@Somoshree Datta 5

thanks for correcting me. i did not read the question properly. now corrected. please check.

Related questions

+4 votes
3 answers
2
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,834 questions
57,826 answers
199,497 comments
108,308 users