537 views
0 0 votes

In the 2nd cycle as it is ripple counter Q0 will change and it will 0 so for that reason Q1 will not get clock and it will be in previous state that is 1. So output should be 01. Right??

Please log in or register to answer this question.

Position:
Show:

Related questions

2 2 votes
0 0 answers
4.3k
4.3k views
Sambhrant Maurya asked Jan 5, 2019
4,328 views
Consider the circuit given below:MSB and LSB of mod 10 ripple counter act as clock to ripple down and up counter respectively. Initially all the counters were cleared and...
1 1 vote
3 answers 3 answers
1.2k
1.2k views
Bikram asked Nov 26, 2016
1,157 views
A 4-bit synchronous counter uses flip-flops with propagation delay times of $15$ ns each. The maximum possible time required for change of state will be _____.$15$ ns$30$...
5 5 votes
1 answers 1 answer
7.4k
7.4k views
pC asked Jan 22, 2017
7,357 views
Identify the mod value of the given riple counter5678
0 0 votes
0 0 answers
507
507 views
Sajal Mallick asked Nov 23, 2023
507 views
I am confused in active low enable input and active low output?