retagged by
2,924 views
4 votes
4 votes

The microinstructions stored in the control memory of a processor have a width of $26$ bits. Each microinstruction is divided into three fields. a micro operation field of $13$ bits, a next address field $\text{(X)},$ and a MUX select field $\text{(Y)}.$ There are $8$ status bits in the inputs of the MUX. How many bits are there in the $\text{X} $ and $\text{Y}$ fields, and what is the size of the control memory in number of words?

  1. $10, 3, 1024$
  2. $8, 5, 256$
  3. $5, 8, 2048$
  4. $10, 3, 512$
retagged by

2 Answers

Best answer
3 votes
3 votes

MUX has 8 states bits as input lines so we require 3 select inputs to select and input lines.

No. of bits in control memory next address field=26-13-3 =10

10 bit addressing .we have 2^10=1024 memory size

So X,Y size=10,3

So (A) is correct option.

selected by
0 votes
0 votes
The number of bits in Control memory =26.
From the given data each instruction divided into op field (13)+X(next address field)+Y(MUX)
8(23) status bits in the inputs of the MUX then three bits in the MUX select field.
No. of bits in control memory next address field=26-13-3 =10
size of the control memory in number of words is 210=1024 words
Answer:

Related questions

3.3k
views
2 answers
6 votes
Desert_Warrior asked Jun 3, 2016
3,346 views
The process of organizing the memory into two banks to allow $8$-and $16$-bit data operation is calledBank switchingIndexed mappingTwo-way memory interleavingMemory segmentation
4.6k
views
3 answers
11 votes
Desert_Warrior asked Jun 3, 2016
4,633 views
A certain microprocessor requires $4.5$ microseconds to respond to an interrupt. Assuming that the three interrupts $\text{I}_1, \text{I}_2$ ... $24.5$ microseconds$29.5$ microseconds $93.5$ microseconds
6.4k
views
4 answers
7 votes
Desert_Warrior asked Jun 3, 2016
6,388 views
In which addressing mode, the effectives address of the operand is generated by adding a constant value to the content of a register?Absolute modeIndirect modeImmediate modeIndex mode
7.1k
views
3 answers
7 votes
ajit asked Oct 5, 2015
7,144 views
On receiving an interrupt from an I/O device,the CPUHalts for a predetermined timeBranches off to the interrupt service routine after completion of the ... immediatelyHands over control of address bus and data bus to the interrupting device